

## ■ Features

- Low current consumption : 0.3 mA typ.  
( $f_{CLK}=2$  MHz, SI : fixed)
- High speed operation : 10 MHz (cascade connection)
- Driver output voltage : 36 V max.
- Driver output current : 15 mA typ.  
( $V_{OL}=0.7$  V,  $T_a=-10$  to  $80^{\circ}\text{C}$ )
- 64-bit shift register and latch are built in
- Driver enable
- Driver-off function when supply voltage falls
- Selectable "H/I" for latch and driver enable

Seiko Instruments Inc.

## 64-bit THERMAL HEAD DRIVER

### S-4602A

#### ■ Operation

The 64-bit shift register reads the data input to SI on the rising edge of the CLOCK input.

The latch circuit operates depending on the levels of CONT and LATCH ; it reads the data of the shift register when their levels are the same, and it holds the data of the shift register when they differ.

The latch data are output to the respective drivers when  $\overline{\text{AEN}}$  is low and BEN is high. The driver output transistor turns on when the latch data are high and turns off when low. Turning  $\overline{\text{AEN}}$  high or BEN low makes all driver output transistors go off.

All driver output transistors go off when power supply voltage becomes lower than  $V_{\text{DET}}$  regardless of all input signals.

#### ■ Terminal Functions (Refer to the dimensions for the pad arrangement)

Table 1

No.	Name	Functions
1 to 64	DO <sub>1</sub> to DO <sub>64</sub> (DO <sub>n</sub> )	Driver output terminals (Nch open-drain)
65, 66, 73, 74, 80, 81	V <sub>SS1</sub>	GND for driver (0 V)
71, 78	V <sub>DD</sub>	Positive power supply for logic (+5 V)
67, 75	V <sub>SS0</sub>	GND for logic (0 V)
77	CLK	Clock input terminal for 64-bit shift register
79	SI	Serial data input terminal for 64-bit shift register
68	SO	Serial data output terminal for 64-bit shift register
69	LATCH	Data latch signal input terminal When CONT="L" or open LATCH="L": reads the data of the shift register LATCH="H": holds the preceding data When CONT="H" LATCH="L": holds the preceding data LATCH="H": reads the data of the shift register
72	CONT	Data latch signal control terminal : selects "H" or "L" for LATCH(pull-down resistor is built in)
76	$\overline{\text{AEN}}$	Driver enable terminal : outputs the latch data to the driver when "L" (pull-up resistor is built in)
70	BEN	Driver enable terminal : outputs the latch data to the driver when "H" (pull-down resistor is built in)

#### ■ Absolute Maximum Ratings

Table 2

Parameter	Symbol	Ratings	Unit
Supply voltage	V <sub>SS0,1</sub> - V <sub>DD</sub>	-0.4 to +7.0	V
Driver output voltage	V <sub>DOH</sub>	36	V
Driver output current	I <sub>DOL</sub>	30	mA
Input voltage	V <sub>IN</sub>	V <sub>SS0</sub> -0.5 to V <sub>DD</sub> +0.5	V
Output voltage	V <sub>OUT</sub>	V <sub>SS0</sub> -0.5 to V <sub>DD</sub> +0.5	V
Max. junction temperature	T <sub>JMAX</sub>	125	°C
Operating temperature	T <sub>opr</sub>	-10 to +80	°C
Storage temperature	T <sub>stg</sub>	-40 to +125	°C

## ■ DC Electrical Characteristics

**Table 3**  
(Unless otherwise specified :  $V_{DD}=5.0\text{ V}\pm 10\%$ ,  $T_a=-10^\circ\text{C}$  to  $80^\circ\text{C}$ )


Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
Supply voltage	V <sub>DD</sub>			4.5	5.0	5.5	V
High level input voltage	V <sub>IH</sub>			0.8×V <sub>DD</sub>	—	V <sub>DD</sub>	V
Low level input voltage	V <sub>IL</sub>			V <sub>SS</sub>	—	0.2×V <sub>DD</sub>	V
High level input current	I <sub>IH</sub>	V <sub>DD</sub> =5.0 V V <sub>IH</sub> =5.0 V Ta=25°C	BEN, CONT	—	17	55	μA
				—	—	0.5	μA
Low level input current	I <sub>IL</sub>	V <sub>DD</sub> =5.0 V V <sub>IL</sub> =0 V Ta=25°C	AEN	-55	-17	—	μA
				-0.5	—	—	μA
High level output voltage	V <sub>OH</sub>	SO terminal, no load		4.45	—	—	V
Low level output voltage	V <sub>OL</sub>	SO terminal, no load		—	—	0.05	V
High level output current	I <sub>OH</sub>	SO terminal, V <sub>OH</sub> =V <sub>DD</sub> -0.4 V		—	—	-0.5	mA
Low level output current	I <sub>OL</sub>	SO terminal, V <sub>OL</sub> =0.4 V		0.5	—	—	mA
High level driver output voltage	V <sub>DOH</sub>	Heat generator resistance : 1000Ω		—	24	28	V
Low level driver output voltage	V <sub>DOL</sub>	I <sub>DOL</sub> =15 mA		—	0.7	1.5	V
Driver leakage current	I <sub>LEAK</sub>	V <sub>DOH</sub> =28 V Per 1-bit of driver output		—	—	1.0	μA
Current consumption	I <sub>DD</sub>	f <sub>CLK</sub> =2 MHz, Ta=25°C SI : fixed		—	0.3	1.0	mA
Lower V <sub>DD</sub> detection voltage	V <sub>DET</sub>			0.8	—	4.0	V

## ■ AC Electrical Characteristics

**Table 4**

( $V_{DD}=5.0\text{ V}\pm 10\%$ ,  $T_a=-10^\circ\text{C}$  to  $80^\circ\text{C}$ )

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CLK pulse width	$t_{WCLK}$	$V_{IH}=V_{DD}$ , $V_{IL}=V_{SS0}$	40	—	—	ns
Data setup time	$t_{SUD}$		40	—	—	ns
Data hold time	$t_{HD}$		40	—	—	ns
Latch pulse width	$t_{WLA}$		50	—	—	ns
Latch setup time	$t_{SULA}$		50	—	—	ns
CLK-SO propagation delay time	$t_{dSO}$	$C_L=3\text{ pF}$	—	—	60	ns
EN-DOn propagation delay time	$t_{dDO}$	$R_L=3\text{ k}\Omega$ , $V_{DOH}=24\text{ V}$	—	—	4.0	$\mu\text{s}$
DOn rise time	$t_{rDO}$	$R_L=3\text{ k}\Omega$ , $V_{DOH}=24\text{ V}$	—	0.7	2.0	$\mu\text{s}$
DOn fall time	$t_{fDO}$	$R_L=3\text{ k}\Omega$ , $V_{DOH}=24\text{ V}$	—	0.8	2.2	$\mu\text{s}$
Clock frequency	$f_{CLK}$	When cascade connection	—	—	10	MHz



**Figure 2**

# 64-bit THERMAL HEAD DRIVER

## S-4602A

### ■ Dimensions




Figure 3

### ■ Pad Coordinates (The origin of the coordinates axes is the center of the chip)

Table 5

Unit :  $\mu\text{m}$

Pad No.	Name	X	Y	Pad No.	Name	X	Y	Pad No.	Name	X	Y
1	DO <sub>1</sub>	-2362.5	172.5	29	DO <sub>29</sub>	-262.5	172.5	57	DO <sub>57</sub>	1837.5	172.5
2	DO <sub>2</sub>	-2287.5	272.5	30	DO <sub>30</sub>	-187.5	272.5	58	DO <sub>58</sub>	1912.5	272.5
3	DO <sub>3</sub>	-2212.5	172.5	31	DO <sub>31</sub>	-112.5	172.5	59	DO <sub>59</sub>	1987.5	172.5
4	DO <sub>4</sub>	-2137.5	272.5	32	DO <sub>32</sub>	-37.5	272.5	60	DO <sub>60</sub>	2062.5	272.5
5	DO <sub>5</sub>	-2062.5	172.5	33	DO <sub>33</sub>	37.5	172.5	61	DO <sub>61</sub>	2137.5	172.5
6	DO <sub>6</sub>	-1987.5	272.5	34	DO <sub>34</sub>	112.5	272.5	62	DO <sub>62</sub>	2212.5	272.5
7	DO <sub>7</sub>	-1912.5	172.5	35	DO <sub>35</sub>	187.5	172.5	63	DO <sub>63</sub>	2287.5	172.5
8	DO <sub>8</sub>	-1837.5	272.5	36	DO <sub>36</sub>	262.5	272.5	64	DO <sub>64</sub>	2362.5	272.5
9	DO <sub>9</sub>	-1762.5	172.5	37	DO <sub>37</sub>	337.5	172.5	65	V <sub>SS1</sub>	2395.0	-272.5
10	DO <sub>10</sub>	-1687.5	272.5	38	DO <sub>38</sub>	412.5	272.5	66	V <sub>SS1</sub>	2275.0	-272.5
11	DO <sub>11</sub>	-1612.5	172.5	39	DO <sub>39</sub>	487.5	172.5	67	V <sub>SS0</sub>	2060.0	-272.5
12	DO <sub>12</sub>	-1537.5	272.5	40	DO <sub>40</sub>	562.5	272.5	68	SO	1795.0	-272.5
13	DO <sub>13</sub>	-1462.5	172.5	41	DO <sub>41</sub>	637.5	172.5	69	LATCH	1200.0	-272.5
14	DO <sub>14</sub>	-1387.5	272.5	42	DO <sub>42</sub>	712.5	272.5	70	BEN	935.0	-272.5
15	DO <sub>15</sub>	-1312.5	172.5	43	DO <sub>43</sub>	787.5	172.5	71	V <sub>DD</sub>	600.0	-272.5
16	DO <sub>16</sub>	-1237.5	272.5	44	DO <sub>44</sub>	862.5	272.5	72	CONT	320.0	-272.5
17	DO <sub>17</sub>	-1162.5	172.5	45	DO <sub>45</sub>	937.5	172.5	73	V <sub>SS1</sub>	55.0	-252.5
18	DO <sub>18</sub>	-1087.5	272.5	46	DO <sub>46</sub>	1012.5	272.5	74	V <sub>SS1</sub>	-65.0	-252.5
19	DO <sub>19</sub>	-1012.5	172.5	47	DO <sub>47</sub>	1087.5	172.5	75	V <sub>SS0</sub>	-285.0	-272.5
20	DO <sub>20</sub>	-937.5	272.5	48	DO <sub>48</sub>	1162.5	272.5	76	AEN	-550.0	-272.5
21	DO <sub>21</sub>	-862.5	172.5	49	DO <sub>49</sub>	1237.5	172.5	77	CLK	-990.0	-272.5
22	DO <sub>22</sub>	-787.5	272.5	50	DO <sub>50</sub>	1312.5	272.5	78	V <sub>DD</sub>	-1740.0	-272.5
23	DO <sub>23</sub>	-712.5	172.5	51	DO <sub>51</sub>	1387.5	172.5	79	SI	-2005.0	-272.5
24	DO <sub>24</sub>	-637.5	272.5	52	DO <sub>52</sub>	1462.5	272.5	80	V <sub>SS1</sub>	-2275.0	-272.5
25	DO <sub>25</sub>	-562.5	172.5	53	DO <sub>53</sub>	1537.5	172.5	81	V <sub>SS1</sub>	-2395.0	-272.5
26	DO <sub>26</sub>	-487.5	272.5	54	DO <sub>54</sub>	1612.5	272.5				
27	DO <sub>27</sub>	-412.5	172.5	55	DO <sub>55</sub>	1687.5	172.5				
28	DO <sub>28</sub>	-337.5	272.5	56	DO <sub>56</sub>	1762.5	272.5				